A Frame-Level FSBM Motion Estimation Architecture with Large Search Range
نویسندگان
چکیده
Motion estimation plays an important role in video compression to remove temporal redundancies between successive frames. It is also useful in aiding detection of moving objects. Full-search block-matching (FSBM) is the most preferred algorithm for motion estimation. Frame-level pipelined FSBM architectures have advantages over block-level pipelined architectures in their simpler control and reduced number of memory accesses. In this paper, a frame-level pipelined FSBM motion estimation array processor for large search range p = qN is presented where q 1⁄2 and N×N is the block size.
منابع مشابه
On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture
This work explores the data reuse properties of fullsearch block-matching (FSBM) for motion estimation (ME) and associated architecture designs, as well as memory bandwidth requirements. Memory bandwidth in high-quality video is a major bottleneck to designing an implementable architecture because of large frame size and search range. First, memory bandwidth in ME is analyzed and the problem is...
متن کاملFrame-level pipelined motion estimation array processor
A systolic motion estimation processor (MEP) core architecture implementing the full-search block-matching (FSBM) algorithm is presented. A unique feature of this MEP architecture is its support of frame-level pipelined operation. As such, it is possible to process pixels from consecutive frames without any processor idle time. It is designed so that no data broadcasting operations are required...
متن کاملA New VLSI Architecture for Full Search Block Matching
A new efficient type I architecture for motion estimation in video sequences based on the Full-Search BlockMatching (FSBM) algorithm is proposed in this paper. This architecture presents minimum latency, maximum throughput and full utilization of the hardware resources, combining both pipelining and parallel processing techniques. The implementation of an array processor for motion estimation i...
متن کاملA low-power VLSI architecture for full-search block-matching motion estimation
This paper presents an architectural enhancement to reduce the power consumption of the full-search block-matching (FSBM) motion estimation. Our approach is based on eliminating unnecessary computation using conservative approximation. Augmenting the estimation technique to a conventional systolicarchitecture-based VLSI motion estimation reduces the power consumption by a factor of 2, while sti...
متن کاملA New Efficient VLSI Architecture for Full Search Block Matching Motion Estimation
A new efficient type I architecture for motion estimation in video sequences based on the Full-Search Block-Matching (FSBM) algorithm is proposed in this paper. This architecture presents minimum latency, maximum throughput and full utilization of the hardware resources, combining both pipelining and parallel processing techniques. The implementation of an array processor for motion estimation ...
متن کامل